2018-02-20 20:09:23 +00:00
|
|
|
using ChocolArm64.Decoder;
|
|
|
|
using ChocolArm64.State;
|
|
|
|
using ChocolArm64.Translation;
|
|
|
|
using System;
|
|
|
|
using System.Reflection;
|
|
|
|
using System.Reflection.Emit;
|
2018-05-11 23:10:27 +00:00
|
|
|
using System.Runtime.Intrinsics.X86;
|
2018-02-20 20:09:23 +00:00
|
|
|
|
|
|
|
using static ChocolArm64.Instruction.AInstEmitSimdHelper;
|
|
|
|
|
|
|
|
namespace ChocolArm64.Instruction
|
|
|
|
{
|
|
|
|
static partial class AInstEmit
|
|
|
|
{
|
2018-04-18 13:56:27 +00:00
|
|
|
public static void Abs_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpSx(Context, () => EmitAbs(Context));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Abs_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpSx(Context, () => EmitAbs(Context));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Add_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpZx(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Add_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
if (AOptimizations.UseSse2)
|
|
|
|
{
|
|
|
|
EmitSse2Call(Context, nameof(Sse2.Add));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
public static void Addhn_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitHighNarrow(Context, () => Context.Emit(OpCodes.Add), Round: false);
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Addp_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, 0, Op.Size);
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, 1, Op.Size);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
EmitScalarSet(Context, Op.Rd, Op.Size);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Addp_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-07-03 06:31:48 +00:00
|
|
|
EmitVectorPairwiseOpZx(Context, () => Context.Emit(OpCodes.Add));
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Addv_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
|
|
|
int Elems = Bytes >> Op.Size;
|
2018-02-20 20:09:23 +00:00
|
|
|
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, 0, Op.Size);
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
for (int Index = 1; Index < Elems; Index++)
|
2018-02-20 20:09:23 +00:00
|
|
|
{
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, Index, Op.Size);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
EmitScalarSet(Context, Op.Rd, Op.Size);
|
|
|
|
}
|
|
|
|
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 02:20:22 +00:00
|
|
|
public static void Cls_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
MethodInfo MthdInfo = typeof(ASoftFallback).GetMethod(nameof(ASoftFallback.CountLeadingSigns));
|
|
|
|
|
|
|
|
EmitCountLeadingBits(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Clz_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
MethodInfo MthdInfo = typeof(ASoftFallback).GetMethod(nameof(ASoftFallback.CountLeadingZeros));
|
|
|
|
|
|
|
|
EmitCountLeadingBits(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
|
|
|
private static void EmitCountLeadingBits(AILEmitterCtx Context, Action Emit)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
|
|
|
int Elems = Bytes >> Op.Size;
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 02:20:22 +00:00
|
|
|
|
2018-07-14 18:07:44 +00:00
|
|
|
int ESize = 8 << Op.Size;
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 02:20:22 +00:00
|
|
|
{
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, Index, Op.Size);
|
|
|
|
|
2018-07-14 18:07:44 +00:00
|
|
|
Context.EmitLdc_I4(ESize);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 02:20:22 +00:00
|
|
|
|
|
|
|
Emit();
|
|
|
|
|
|
|
|
EmitVectorInsert(Context, Op.Rd, Index, Op.Size);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
|
|
{
|
|
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Cnt_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
int Elems = Op.RegisterSize == ARegisterSize.SIMD128 ? 16 : 8;
|
|
|
|
|
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
|
|
|
{
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, Index, 0);
|
|
|
|
|
2018-07-03 06:31:16 +00:00
|
|
|
Context.Emit(OpCodes.Conv_U4);
|
2018-02-20 20:09:23 +00:00
|
|
|
|
2018-07-03 06:31:16 +00:00
|
|
|
ASoftFallback.EmitCall(Context, nameof(ASoftFallback.CountSetBits8));
|
2018-02-20 20:09:23 +00:00
|
|
|
|
|
|
|
Context.Emit(OpCodes.Conv_U8);
|
|
|
|
|
|
|
|
EmitVectorInsert(Context, Op.Rd, Index, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
|
|
{
|
|
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
private static void EmitAbs(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AILLabel LblTrue = new AILLabel();
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Dup);
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_0);
|
|
|
|
Context.Emit(OpCodes.Bge_S, LblTrue);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Neg);
|
|
|
|
|
|
|
|
Context.MarkLabel(LblTrue);
|
|
|
|
}
|
|
|
|
|
2018-08-13 21:10:02 +00:00
|
|
|
private static void EmitAddLongPairwise(AILEmitterCtx Context, bool Signed, bool Accumulate)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
int Words = Op.GetBitsCount() >> 4;
|
|
|
|
int Pairs = Words >> Op.Size;
|
|
|
|
|
|
|
|
for (int Index = 0; Index < Pairs; Index++)
|
|
|
|
{
|
|
|
|
int Idx = Index << 1;
|
|
|
|
|
|
|
|
EmitVectorExtract(Context, Op.Rn, Idx, Op.Size, Signed);
|
|
|
|
EmitVectorExtract(Context, Op.Rn, Idx + 1, Op.Size, Signed);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
if (Accumulate)
|
|
|
|
{
|
|
|
|
EmitVectorExtract(Context, Op.Rd, Index, Op.Size + 1, Signed);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
EmitVectorInsertTmp(Context, Index, Op.Size + 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
Context.EmitLdvectmp();
|
|
|
|
Context.EmitStvec(Op.Rd);
|
|
|
|
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
|
|
{
|
|
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-08-10 17:27:15 +00:00
|
|
|
private static void EmitDoublingMultiplyHighHalf(AILEmitterCtx Context, bool Round)
|
|
|
|
{
|
|
|
|
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
|
|
|
|
|
|
|
|
int ESize = 8 << Op.Size;
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
|
|
|
|
if (!Round)
|
|
|
|
{
|
|
|
|
Context.EmitAsr(ESize - 1);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
long RoundConst = 1L << (ESize - 1);
|
|
|
|
|
|
|
|
AILLabel LblTrue = new AILLabel();
|
|
|
|
|
|
|
|
Context.EmitLsl(1);
|
|
|
|
|
|
|
|
Context.EmitLdc_I8(RoundConst);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
Context.EmitAsr(ESize);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Dup);
|
|
|
|
Context.EmitLdc_I8((long)int.MinValue);
|
|
|
|
Context.Emit(OpCodes.Bne_Un_S, LblTrue);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Neg);
|
|
|
|
|
|
|
|
Context.MarkLabel(LblTrue);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
private static void EmitHighNarrow(AILEmitterCtx Context, Action Emit, bool Round)
|
|
|
|
{
|
|
|
|
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
|
|
|
|
|
|
|
|
int Elems = 8 >> Op.Size;
|
2018-07-15 03:53:26 +00:00
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
int ESize = 8 << Op.Size;
|
|
|
|
|
|
|
|
int Part = Op.RegisterSize == ARegisterSize.SIMD128 ? Elems : 0;
|
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
long RoundConst = 1L << (ESize - 1);
|
|
|
|
|
2018-07-15 03:53:26 +00:00
|
|
|
if (Part != 0)
|
|
|
|
{
|
|
|
|
Context.EmitLdvec(Op.Rd);
|
|
|
|
Context.EmitStvectmp();
|
|
|
|
}
|
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
|
|
|
{
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, Index, Op.Size + 1);
|
|
|
|
EmitVectorExtractZx(Context, Op.Rm, Index, Op.Size + 1);
|
|
|
|
|
|
|
|
Emit();
|
|
|
|
|
|
|
|
if (Round)
|
|
|
|
{
|
2018-06-30 15:40:41 +00:00
|
|
|
Context.EmitLdc_I8(RoundConst);
|
2018-04-20 15:40:15 +00:00
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
Context.EmitLsr(ESize);
|
|
|
|
|
2018-07-15 03:53:26 +00:00
|
|
|
EmitVectorInsertTmp(Context, Part + Index, Op.Size);
|
2018-04-20 15:40:15 +00:00
|
|
|
}
|
|
|
|
|
2018-07-15 03:53:26 +00:00
|
|
|
Context.EmitLdvectmp();
|
|
|
|
Context.EmitStvec(Op.Rd);
|
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
if (Part == 0)
|
|
|
|
{
|
|
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-24 21:47:08 +00:00
|
|
|
public static void Fabd_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Abs));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fabs_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Abs));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-06-12 12:29:16 +00:00
|
|
|
public static void Fabs_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Abs));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fadd_S(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitScalarSseOrSse2CallF(Context, nameof(Sse.AddScalar));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitVectorSseOrSse2CallF(Context, nameof(Sse.Add));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpF(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
2018-06-18 03:41:28 +00:00
|
|
|
public static void Faddp_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, SizeF);
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 1, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
EmitScalarSetF(Context, Op.Rd, SizeF);
|
|
|
|
}
|
|
|
|
|
2018-04-05 01:13:10 +00:00
|
|
|
public static void Faddp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
|
|
|
|
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
2018-04-05 01:13:10 +00:00
|
|
|
|
|
|
|
int Elems = Bytes >> SizeF + 2;
|
|
|
|
int Half = Elems >> 1;
|
|
|
|
|
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
|
|
|
{
|
|
|
|
int Elem = (Index & (Half - 1)) << 1;
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Index < Half ? Op.Rn : Op.Rm, Elem + 0, SizeF);
|
|
|
|
EmitVectorExtractF(Context, Index < Half ? Op.Rn : Op.Rm, Elem + 1, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
EmitVectorInsertTmpF(Context, Index, SizeF);
|
|
|
|
}
|
|
|
|
|
|
|
|
Context.EmitLdvectmp();
|
|
|
|
Context.EmitStvec(Op.Rd);
|
|
|
|
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
|
|
{
|
|
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fdiv_S(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitScalarSseOrSse2CallF(Context, nameof(Sse.DivideScalar));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () => Context.Emit(OpCodes.Div));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fdiv_V(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitVectorSseOrSse2CallF(Context, nameof(Sse.Divide));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpF(Context, () => Context.Emit(OpCodes.Div));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmadd_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarTernaryRaOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmax_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.Max));
|
2018-04-19 03:22:12 +00:00
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmax_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitVectorBinaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.Max));
|
|
|
|
});
|
|
|
|
}
|
2018-04-19 03:22:12 +00:00
|
|
|
|
2018-08-05 05:54:21 +00:00
|
|
|
public static void Fmaxnm_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.MaxNum));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmaxnm_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-04-19 03:22:12 +00:00
|
|
|
EmitVectorBinaryOpF(Context, () =>
|
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.MaxNum));
|
2018-02-20 20:09:23 +00:00
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmin_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.Min));
|
2018-04-19 03:22:12 +00:00
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmin_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpF(Context, () =>
|
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.Min));
|
2018-02-20 20:09:23 +00:00
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-08-05 05:54:21 +00:00
|
|
|
public static void Fminnm_S(AILEmitterCtx Context)
|
2018-02-20 20:09:23 +00:00
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.MinNum));
|
|
|
|
});
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
2018-08-05 05:54:21 +00:00
|
|
|
public static void Fminnm_V(AILEmitterCtx Context)
|
2018-02-20 20:09:23 +00:00
|
|
|
{
|
2018-08-05 05:54:21 +00:00
|
|
|
EmitVectorBinaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.MinNum));
|
|
|
|
});
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
2018-06-28 23:51:38 +00:00
|
|
|
public static void Fmla_Se(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarTernaryOpByElemF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fmla_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmla_Ve(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpByElemF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-04-06 04:41:54 +00:00
|
|
|
public static void Fmls_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmls_Ve(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpByElemF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fmsub_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarTernaryRaOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmul_S(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitScalarSseOrSse2CallF(Context, nameof(Sse.MultiplyScalar));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
2018-04-08 19:08:57 +00:00
|
|
|
public static void Fmul_Se(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpByElemF(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fmul_V(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitVectorSseOrSse2CallF(Context, nameof(Sse.Multiply));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpF(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fmul_Ve(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpByElemF(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fneg_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpF(Context, () => Context.Emit(OpCodes.Neg));
|
|
|
|
}
|
|
|
|
|
2018-04-04 19:36:07 +00:00
|
|
|
public static void Fneg_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () => Context.Emit(OpCodes.Neg));
|
|
|
|
}
|
|
|
|
|
2018-03-24 03:23:42 +00:00
|
|
|
public static void Fnmadd_S(AILEmitterCtx Context)
|
2018-02-20 20:09:23 +00:00
|
|
|
{
|
2018-03-24 03:23:42 +00:00
|
|
|
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
|
|
|
|
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Neg);
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Rm, 0, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Ra, 0, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
|
|
|
|
EmitScalarSetF(Context, Op.Rd, SizeF);
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fnmsub_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
|
|
|
|
|
|
|
|
int SizeF = Op.Size & 1;
|
2018-03-30 15:37:07 +00:00
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, SizeF);
|
|
|
|
EmitVectorExtractF(Context, Op.Rm, 0, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Ra, 0, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
|
|
|
|
EmitScalarSetF(Context, Op.Rd, SizeF);
|
|
|
|
}
|
|
|
|
|
2018-03-24 03:23:42 +00:00
|
|
|
public static void Fnmul_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Neg);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-04-08 19:08:57 +00:00
|
|
|
public static void Frecpe_S(AILEmitterCtx Context)
|
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
2018-04-08 19:08:57 +00:00
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitUnarySoftFloatCall(Context, nameof(ASoftFloat.RecipEstimate));
|
|
|
|
});
|
2018-04-08 19:08:57 +00:00
|
|
|
}
|
|
|
|
|
2018-07-08 19:54:47 +00:00
|
|
|
public static void Frecpe_V(AILEmitterCtx Context)
|
2018-04-08 19:08:57 +00:00
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
2018-04-08 19:08:57 +00:00
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitUnarySoftFloatCall(Context, nameof(ASoftFloat.RecipEstimate));
|
|
|
|
});
|
2018-04-08 19:08:57 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frecps_S(AILEmitterCtx Context)
|
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitScalarBinaryOpF(Context, () =>
|
2018-04-08 19:08:57 +00:00
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.RecipStep));
|
|
|
|
});
|
2018-04-08 19:08:57 +00:00
|
|
|
}
|
|
|
|
|
2018-07-08 19:54:47 +00:00
|
|
|
public static void Frecps_V(AILEmitterCtx Context)
|
2018-04-08 19:08:57 +00:00
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitVectorBinaryOpF(Context, () =>
|
2018-04-08 19:08:57 +00:00
|
|
|
{
|
2018-07-08 19:54:47 +00:00
|
|
|
EmitBinarySoftFloatCall(Context, nameof(ASoftFloat.RecipStep));
|
|
|
|
});
|
2018-04-08 19:08:57 +00:00
|
|
|
}
|
|
|
|
|
2018-03-24 03:23:42 +00:00
|
|
|
public static void Frinta_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, Op.Size);
|
|
|
|
|
|
|
|
EmitRoundMathCall(Context, MidpointRounding.AwayFromZero);
|
|
|
|
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Size);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frinta_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitRoundMathCall(Context, MidpointRounding.AwayFromZero);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-03-23 10:40:23 +00:00
|
|
|
public static void Frinti_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.EmitLdarg(ATranslatedSub.StateArgIdx);
|
|
|
|
|
|
|
|
Context.EmitCallPropGet(typeof(AThreadState), nameof(AThreadState.Fpcr));
|
|
|
|
|
|
|
|
if (Op.Size == 0)
|
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.RoundF));
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
|
|
|
else if (Op.Size == 1)
|
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.Round));
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new InvalidOperationException();
|
|
|
|
}
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frinti_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
2018-03-30 15:37:07 +00:00
|
|
|
|
2018-04-19 03:22:12 +00:00
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
|
2018-03-23 10:40:23 +00:00
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.EmitLdarg(ATranslatedSub.StateArgIdx);
|
|
|
|
|
|
|
|
Context.EmitCallPropGet(typeof(AThreadState), nameof(AThreadState.Fpcr));
|
|
|
|
|
2018-04-19 03:22:12 +00:00
|
|
|
if (SizeF == 0)
|
2018-03-30 15:37:07 +00:00
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.RoundF));
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
2018-04-19 03:22:12 +00:00
|
|
|
else if (SizeF == 1)
|
2018-03-30 15:37:07 +00:00
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.Round));
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new InvalidOperationException();
|
|
|
|
}
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Frintm_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Floor));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-03-10 02:41:05 +00:00
|
|
|
public static void Frintm_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Floor));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-03-23 10:40:23 +00:00
|
|
|
public static void Frintn_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, Op.Size);
|
|
|
|
|
|
|
|
EmitRoundMathCall(Context, MidpointRounding.ToEven);
|
|
|
|
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Size);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frintn_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitRoundMathCall(Context, MidpointRounding.ToEven);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-22 19:26:11 +00:00
|
|
|
public static void Frintp_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Ceiling));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-03-23 10:40:23 +00:00
|
|
|
public static void Frintp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Ceiling));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-24 14:19:28 +00:00
|
|
|
public static void Frintx_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
2018-02-24 21:47:08 +00:00
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
2018-02-24 14:19:28 +00:00
|
|
|
{
|
2018-02-24 21:47:08 +00:00
|
|
|
Context.EmitLdarg(ATranslatedSub.StateArgIdx);
|
|
|
|
|
|
|
|
Context.EmitCallPropGet(typeof(AThreadState), nameof(AThreadState.Fpcr));
|
|
|
|
|
|
|
|
if (Op.Size == 0)
|
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.RoundF));
|
2018-02-24 21:47:08 +00:00
|
|
|
}
|
|
|
|
else if (Op.Size == 1)
|
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.Round));
|
2018-02-24 21:47:08 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new InvalidOperationException();
|
|
|
|
}
|
|
|
|
});
|
2018-02-24 14:19:28 +00:00
|
|
|
}
|
2018-03-23 10:40:23 +00:00
|
|
|
|
|
|
|
public static void Frintx_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
Context.EmitLdarg(ATranslatedSub.StateArgIdx);
|
|
|
|
|
|
|
|
Context.EmitCallPropGet(typeof(AThreadState), nameof(AThreadState.Fpcr));
|
|
|
|
|
|
|
|
if (Op.Size == 0)
|
2018-03-30 15:37:07 +00:00
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.RoundF));
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
|
|
|
else if (Op.Size == 1)
|
2018-03-30 15:37:07 +00:00
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.Round));
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
throw new InvalidOperationException();
|
|
|
|
}
|
|
|
|
});
|
2018-04-05 23:36:19 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frsqrte_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnarySoftFloatCall(Context, nameof(ASoftFloat.InvSqrtEstimate));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frsqrte_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnarySoftFloatCall(Context, nameof(ASoftFloat.InvSqrtEstimate));
|
|
|
|
});
|
2018-03-23 10:40:23 +00:00
|
|
|
}
|
2018-02-24 14:19:28 +00:00
|
|
|
|
2018-04-06 02:28:12 +00:00
|
|
|
public static void Frsqrts_S(AILEmitterCtx Context)
|
|
|
|
{
|
2018-04-06 13:20:17 +00:00
|
|
|
EmitFrsqrts(Context, 0, Scalar: true);
|
2018-04-06 02:28:12 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Frsqrts_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-04-06 13:20:17 +00:00
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
2018-04-06 13:20:17 +00:00
|
|
|
|
|
|
|
for (int Index = 0; Index < Bytes >> SizeF + 2; Index++)
|
|
|
|
{
|
|
|
|
EmitFrsqrts(Context, Index, Scalar: false);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
|
|
{
|
|
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
|
|
}
|
2018-04-06 02:28:12 +00:00
|
|
|
}
|
|
|
|
|
2018-04-06 13:20:17 +00:00
|
|
|
private static void EmitFrsqrts(AILEmitterCtx Context, int Index, bool Scalar)
|
2018-04-06 02:28:12 +00:00
|
|
|
{
|
2018-04-06 13:20:17 +00:00
|
|
|
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
|
2018-04-06 02:28:12 +00:00
|
|
|
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
|
|
|
|
if (SizeF == 0)
|
|
|
|
{
|
|
|
|
Context.EmitLdc_R4(3);
|
|
|
|
}
|
|
|
|
else /* if (SizeF == 1) */
|
|
|
|
{
|
|
|
|
Context.EmitLdc_R8(3);
|
|
|
|
}
|
|
|
|
|
2018-04-06 13:20:17 +00:00
|
|
|
EmitVectorExtractF(Context, Op.Rn, Index, SizeF);
|
|
|
|
EmitVectorExtractF(Context, Op.Rm, Index, SizeF);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
2018-04-06 02:28:12 +00:00
|
|
|
|
|
|
|
if (SizeF == 0)
|
|
|
|
{
|
|
|
|
Context.EmitLdc_R4(0.5f);
|
|
|
|
}
|
|
|
|
else /* if (SizeF == 1) */
|
|
|
|
{
|
|
|
|
Context.EmitLdc_R8(0.5);
|
|
|
|
}
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Mul);
|
2018-04-06 13:20:17 +00:00
|
|
|
|
|
|
|
if (Scalar)
|
|
|
|
{
|
|
|
|
EmitVectorZeroAll(Context, Op.Rd);
|
|
|
|
}
|
|
|
|
|
|
|
|
EmitVectorInsertF(Context, Op.Rd, Index, SizeF);
|
2018-04-06 02:28:12 +00:00
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Fsqrt_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpF(Context, () =>
|
|
|
|
{
|
|
|
|
EmitUnaryMathCall(Context, nameof(Math.Sqrt));
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fsub_S(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitScalarSseOrSse2CallF(Context, nameof(Sse.SubtractScalar));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpF(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Fsub_V(AILEmitterCtx Context)
|
|
|
|
{
|
Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)
* Add files via upload
* Add files via upload
* Add files via upload
* CPE
* Add EmitSse42Crc32()
* Update CpuTestSimdCmp.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update Instructions.cs
2018-06-26 01:32:29 +00:00
|
|
|
if (AOptimizations.UseSse && AOptimizations.UseSse2)
|
2018-05-11 23:10:27 +00:00
|
|
|
{
|
2018-08-15 02:54:12 +00:00
|
|
|
EmitVectorSseOrSse2CallF(Context, nameof(Sse.Subtract));
|
2018-05-11 23:10:27 +00:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpF(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Mla_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-03-16 01:36:47 +00:00
|
|
|
public static void Mla_Ve(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpByElemZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Mls_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-09-08 17:24:29 +00:00
|
|
|
public static void Mls_Ve(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpByElemZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Mul_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
|
|
|
|
2018-03-05 19:18:37 +00:00
|
|
|
public static void Mul_Ve(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpByElemZx(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
|
|
|
|
2018-04-18 13:56:27 +00:00
|
|
|
public static void Neg_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarUnaryOpSx(Context, () => Context.Emit(OpCodes.Neg));
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Neg_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorUnaryOpSx(Context, () => Context.Emit(OpCodes.Neg));
|
|
|
|
}
|
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
public static void Raddhn_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitHighNarrow(Context, () => Context.Emit(OpCodes.Add), Round: true);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Rsubhn_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitHighNarrow(Context, () => Context.Emit(OpCodes.Sub), Round: true);
|
|
|
|
}
|
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
public static void Saba_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorTernaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sabal_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmTernaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sabd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sabdl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-08-13 21:10:02 +00:00
|
|
|
public static void Sadalp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitAddLongPairwise(Context, Signed: true, Accumulate: true);
|
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 14:52:51 +00:00
|
|
|
public static void Saddl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpSx(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
|
|
|
|
2018-08-13 21:10:02 +00:00
|
|
|
public static void Saddlp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitAddLongPairwise(Context, Signed: true, Accumulate: false);
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Saddw_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRmBinaryOpSx(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Shadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Shr);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Shsub_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Shr);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Smax_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(long), typeof(long) };
|
|
|
|
|
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Max), Types);
|
|
|
|
|
|
|
|
EmitVectorBinaryOpSx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-07-03 06:31:48 +00:00
|
|
|
public static void Smaxp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(long), typeof(long) };
|
|
|
|
|
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Max), Types);
|
|
|
|
|
|
|
|
EmitVectorPairwiseOpSx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Smin_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(long), typeof(long) };
|
|
|
|
|
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Min), Types);
|
|
|
|
|
|
|
|
EmitVectorBinaryOpSx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-07-03 06:31:48 +00:00
|
|
|
public static void Sminp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(long), typeof(long) };
|
|
|
|
|
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Min), Types);
|
|
|
|
|
|
|
|
EmitVectorPairwiseOpSx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-03-07 00:36:49 +00:00
|
|
|
public static void Smlal_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmTernaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
public static void Smlsl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmTernaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Smull_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpSx(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
|
|
|
|
2018-08-04 19:58:54 +00:00
|
|
|
public static void Sqabs_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingUnaryOpSx(Context, () => EmitAbs(Context));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqabs_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingUnaryOpSx(Context, () => EmitAbs(Context));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqadd_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingBinaryOpSx(Context, SaturatingFlags.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingBinaryOpSx(Context, SaturatingFlags.Add);
|
|
|
|
}
|
|
|
|
|
2018-08-10 17:27:15 +00:00
|
|
|
public static void Sqdmulh_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitSaturatingBinaryOp(Context, () => EmitDoublingMultiplyHighHalf(Context, Round: false), SaturatingFlags.ScalarSx);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqdmulh_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitSaturatingBinaryOp(Context, () => EmitDoublingMultiplyHighHalf(Context, Round: false), SaturatingFlags.VectorSx);
|
|
|
|
}
|
|
|
|
|
2018-08-04 19:58:54 +00:00
|
|
|
public static void Sqneg_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingUnaryOpSx(Context, () => Context.Emit(OpCodes.Neg));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqneg_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingUnaryOpSx(Context, () => Context.Emit(OpCodes.Neg));
|
|
|
|
}
|
|
|
|
|
2018-08-10 17:27:15 +00:00
|
|
|
public static void Sqrdmulh_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitSaturatingBinaryOp(Context, () => EmitDoublingMultiplyHighHalf(Context, Round: true), SaturatingFlags.ScalarSx);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqrdmulh_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitSaturatingBinaryOp(Context, () => EmitDoublingMultiplyHighHalf(Context, Round: true), SaturatingFlags.VectorSx);
|
|
|
|
}
|
|
|
|
|
2018-08-04 19:58:54 +00:00
|
|
|
public static void Sqsub_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingBinaryOpSx(Context, SaturatingFlags.Sub);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqsub_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingBinaryOpSx(Context, SaturatingFlags.Sub);
|
|
|
|
}
|
|
|
|
|
2018-04-29 23:39:58 +00:00
|
|
|
public static void Sqxtn_S(AILEmitterCtx Context)
|
|
|
|
{
|
2018-09-17 04:54:05 +00:00
|
|
|
EmitSaturatingNarrowOp(Context, SaturatingNarrowFlags.ScalarSxSx);
|
2018-04-29 23:39:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqxtn_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-09-17 04:54:05 +00:00
|
|
|
EmitSaturatingNarrowOp(Context, SaturatingNarrowFlags.VectorSxSx);
|
2018-04-29 23:39:58 +00:00
|
|
|
}
|
|
|
|
|
2018-06-25 17:23:46 +00:00
|
|
|
public static void Sqxtun_S(AILEmitterCtx Context)
|
|
|
|
{
|
2018-09-17 04:54:05 +00:00
|
|
|
EmitSaturatingNarrowOp(Context, SaturatingNarrowFlags.ScalarSxZx);
|
2018-06-25 17:23:46 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sqxtun_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-09-17 04:54:05 +00:00
|
|
|
EmitSaturatingNarrowOp(Context, SaturatingNarrowFlags.VectorSxZx);
|
2018-06-25 17:23:46 +00:00
|
|
|
}
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Srhadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpSx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Shr);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 14:52:51 +00:00
|
|
|
public static void Ssubl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpSx(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
|
|
|
|
2018-07-19 00:06:28 +00:00
|
|
|
public static void Ssubw_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRmBinaryOpSx(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Sub_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarBinaryOpZx(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Sub_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-05-11 23:10:27 +00:00
|
|
|
if (AOptimizations.UseSse2)
|
|
|
|
{
|
|
|
|
EmitSse2Call(Context, nameof(Sse2.Subtract));
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
|
|
|
|
2018-04-20 15:40:15 +00:00
|
|
|
public static void Subhn_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitHighNarrow(Context, () => Context.Emit(OpCodes.Sub), Round: false);
|
|
|
|
}
|
|
|
|
|
2018-08-04 19:58:54 +00:00
|
|
|
public static void Suqadd_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingBinaryOpSx(Context, SaturatingFlags.Accumulate);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Suqadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingBinaryOpSx(Context, SaturatingFlags.Accumulate);
|
|
|
|
}
|
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
public static void Uaba_V(AILEmitterCtx Context)
|
2018-03-30 19:30:23 +00:00
|
|
|
{
|
2018-06-30 15:40:41 +00:00
|
|
|
EmitVectorTernaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
2018-03-30 19:30:23 +00:00
|
|
|
}
|
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
public static void Uabal_V(AILEmitterCtx Context)
|
2018-03-30 19:16:16 +00:00
|
|
|
{
|
2018-06-30 15:40:41 +00:00
|
|
|
EmitVectorWidenRnRmTernaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
2018-03-30 19:30:23 +00:00
|
|
|
}
|
2018-03-30 19:16:16 +00:00
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
public static void Uabd_V(AILEmitterCtx Context)
|
2018-03-30 19:30:23 +00:00
|
|
|
{
|
2018-06-30 15:40:41 +00:00
|
|
|
EmitVectorBinaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
});
|
|
|
|
}
|
2018-03-30 19:16:16 +00:00
|
|
|
|
2018-06-30 15:40:41 +00:00
|
|
|
public static void Uabdl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
EmitAbs(Context);
|
|
|
|
});
|
2018-03-30 19:16:16 +00:00
|
|
|
}
|
|
|
|
|
2018-08-13 21:10:02 +00:00
|
|
|
public static void Uadalp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitAddLongPairwise(Context, Signed: false, Accumulate: true);
|
|
|
|
}
|
|
|
|
|
2018-03-30 18:55:28 +00:00
|
|
|
public static void Uaddl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpZx(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
|
|
|
|
2018-08-13 21:10:02 +00:00
|
|
|
public static void Uaddlp_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitAddLongPairwise(Context, Signed: false, Accumulate: false);
|
|
|
|
}
|
|
|
|
|
2018-02-20 20:09:23 +00:00
|
|
|
public static void Uaddlv_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
|
|
|
int Elems = Bytes >> Op.Size;
|
2018-02-20 20:09:23 +00:00
|
|
|
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, 0, Op.Size);
|
|
|
|
|
2018-07-14 16:13:02 +00:00
|
|
|
for (int Index = 1; Index < Elems; Index++)
|
2018-02-20 20:09:23 +00:00
|
|
|
{
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, Index, Op.Size);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
EmitScalarSet(Context, Op.Rd, Op.Size + 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Uaddw_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRmBinaryOpZx(Context, () => Context.Emit(OpCodes.Add));
|
|
|
|
}
|
2018-03-02 22:21:54 +00:00
|
|
|
|
2018-03-30 15:37:07 +00:00
|
|
|
public static void Uhadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Shr_Un);
|
|
|
|
});
|
|
|
|
}
|
2018-03-30 15:37:07 +00:00
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Uhsub_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
2018-03-30 15:37:07 +00:00
|
|
|
Context.Emit(OpCodes.Shr_Un);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Umax_V(AILEmitterCtx Context)
|
2018-07-03 06:31:48 +00:00
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(ulong), typeof(ulong) };
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Max), Types);
|
2018-07-03 06:31:48 +00:00
|
|
|
|
|
|
|
EmitVectorBinaryOpZx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Umaxp_V(AILEmitterCtx Context)
|
2018-07-03 06:31:48 +00:00
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(ulong), typeof(ulong) };
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Max), Types);
|
2018-07-03 06:31:48 +00:00
|
|
|
|
|
|
|
EmitVectorPairwiseOpZx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Umin_V(AILEmitterCtx Context)
|
2018-07-03 06:31:48 +00:00
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(ulong), typeof(ulong) };
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Min), Types);
|
2018-07-03 06:31:48 +00:00
|
|
|
|
|
|
|
EmitVectorBinaryOpZx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Uminp_V(AILEmitterCtx Context)
|
2018-07-03 06:31:48 +00:00
|
|
|
{
|
|
|
|
Type[] Types = new Type[] { typeof(ulong), typeof(ulong) };
|
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
MethodInfo MthdInfo = typeof(Math).GetMethod(nameof(Math.Min), Types);
|
2018-07-03 06:31:48 +00:00
|
|
|
|
|
|
|
EmitVectorPairwiseOpZx(Context, () => Context.EmitCall(MthdInfo));
|
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 14:52:51 +00:00
|
|
|
public static void Umlal_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmTernaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Umlsl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmTernaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
|
|
Context.Emit(OpCodes.Sub);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-03-02 22:21:54 +00:00
|
|
|
public static void Umull_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpZx(Context, () => Context.Emit(OpCodes.Mul));
|
|
|
|
}
|
2018-04-29 23:39:58 +00:00
|
|
|
|
2018-08-04 19:58:54 +00:00
|
|
|
public static void Uqadd_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingBinaryOpZx(Context, SaturatingFlags.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Uqadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingBinaryOpZx(Context, SaturatingFlags.Add);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Uqsub_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingBinaryOpZx(Context, SaturatingFlags.Sub);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Uqsub_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingBinaryOpZx(Context, SaturatingFlags.Sub);
|
|
|
|
}
|
|
|
|
|
2018-04-29 23:39:58 +00:00
|
|
|
public static void Uqxtn_S(AILEmitterCtx Context)
|
|
|
|
{
|
2018-09-17 04:54:05 +00:00
|
|
|
EmitSaturatingNarrowOp(Context, SaturatingNarrowFlags.ScalarZxZx);
|
2018-04-29 23:39:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
public static void Uqxtn_V(AILEmitterCtx Context)
|
|
|
|
{
|
2018-09-17 04:54:05 +00:00
|
|
|
EmitSaturatingNarrowOp(Context, SaturatingNarrowFlags.VectorZxZx);
|
2018-04-29 23:39:58 +00:00
|
|
|
}
|
2018-07-19 00:06:28 +00:00
|
|
|
|
2018-08-27 06:44:01 +00:00
|
|
|
public static void Urhadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorBinaryOpZx(Context, () =>
|
|
|
|
{
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Add);
|
|
|
|
|
|
|
|
Context.Emit(OpCodes.Ldc_I4_1);
|
|
|
|
Context.Emit(OpCodes.Shr_Un);
|
|
|
|
});
|
|
|
|
}
|
|
|
|
|
2018-08-04 19:58:54 +00:00
|
|
|
public static void Usqadd_S(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitScalarSaturatingBinaryOpZx(Context, SaturatingFlags.Accumulate);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Usqadd_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorSaturatingBinaryOpZx(Context, SaturatingFlags.Accumulate);
|
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 14:52:51 +00:00
|
|
|
public static void Usubl_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRnRmBinaryOpZx(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
|
|
|
|
2018-07-19 00:06:28 +00:00
|
|
|
public static void Usubw_V(AILEmitterCtx Context)
|
|
|
|
{
|
|
|
|
EmitVectorWidenRmBinaryOpZx(Context, () => Context.Emit(OpCodes.Sub));
|
|
|
|
}
|
2018-02-20 20:09:23 +00:00
|
|
|
}
|
2018-04-08 19:08:57 +00:00
|
|
|
}
|